ChipEdge Learning courses

Sort By

Design For Testability with Lab (Synopsys Tools) cover

Design For Testability with Lab (Synopsys Tools)

ChipEdge Learning

₹58528 ₹40969

Design Verification with Lab (Synopsys Tools) cover

Design Verification with Lab (Synopsys Tools)

ChipEdge Learning

₹58528 ₹40969

RTL Design using Spyglass & Design Compiler cover

RTL Design using Spyglass & Design Compiler

ChipEdge Learning

₹58528 ₹40969

Physical Design with Lab (Synopsys Tools) cover

Physical Design with Lab (Synopsys Tools)

ChipEdge Learning

₹58528 ₹40969

Physical Design (RTL to GDSII with Signoff Checks) cover

Physical Design (RTL to GDSII with Signoff Checks)

ChipEdge Learning

₹49600 ₹29760

Design Verification (SV & UVM) cover

Design Verification (SV & UVM)

ChipEdge Learning

₹36000 ₹21600

Design For Testability cover

Design For Testability

ChipEdge Learning

₹36000 ₹26600

RTL Lint & CDC using SpyGlass cover

RTL Lint & CDC using SpyGlass

ChipEdge Learning

Automatic Test Pattern Generation(ATPG) cover

Automatic Test Pattern Generation(ATPG)

ChipEdge Learning

₹21600 ₹12960

Verification using System Verilog (SV) cover

Verification using System Verilog (SV)

ChipEdge Learning

₹21600 ₹12960

Place and Route ( Netlist to GDSII Design Flow) cover

Place and Route ( Netlist to GDSII Design Flow)

ChipEdge Learning

₹21600 ₹12960

Signoff Checks in Design Implementation cover

Signoff Checks in Design Implementation

ChipEdge Learning

₹12000 ₹7200

Synthesis, Signoff STA & LEC with Lab (Synopsys Tools) cover

Synthesis, Signoff STA & LEC with Lab (Synopsys Tools)

ChipEdge Learning

₹58528 ₹39890

Scan Insertion & Scan Compression with OCC cover

Scan Insertion & Scan Compression with OCC

ChipEdge Learning

₹7500 ₹4500

Universal Verification Methodology (UVM) cover

Universal Verification Methodology (UVM)

ChipEdge Learning

₹21600 ₹12960

Synthesis using Design Complier (Synopsys Tools) cover

Synthesis using Design Complier (Synopsys Tools)

ChipEdge Learning

₹40969 ₹32775